Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

ICX424AQ

Diagonal 6mm (Type 1/3) Progressive Scan CCD Image Sensor with Square Pixel for Color Cameras

Description
The ICX424AQ is a diagonal 6mm (Type 1/3) interline CCD solid-state image sensor with a square pixel array which supports VGA format. Progressive scan allows all pixels signals to be output independently within approximately 1/60 second. This chip features an electronic shutter with variable charge-storage time which makes it possible to realize full-frame still images without a mechanical shutter. High sensitivity and low dark current are achieved through the adoption of the HAD (Hole-Accumulation Diode) sensors.

This chip is suitable for applications such as FA and surveillance cameras.

Features
- Progressive scan allows individual readout of the image signals from all pixels.
- High vertical resolution still images without a mechanical shutter
- Square pixel
- Supports VGA format
- Horizontal drive frequency: 24.54MHz
- No voltage adjustments (reset gate and substrate bias are not adjusted.)
- R, G, B primary color mosaic filters on chip
- High resolution, high color reproductivity, high sensitivity, low dark current
- Continuous variable-speed shutter
- Low smear
- Excellent anti-blooming characteristics
- Horizontal register: 5.0V drive
- 16-pin high precision plastic package (enables dual-surface standard)

Device Structure
- Interline CCD image sensor
- Image size: Diagonal 6mm (Type 1/3)
- Number of effective pixels: 659 (H) × 494 (V) approx. 330K pixels
- Total number of pixels: 692 (H) × 504 (V) approx. 350K pixels
- Chip size: 5.79mm (H) × 4.89mm (V)
- Unit cell size: 7.4µm (H) × 7.4µm (V)
- Optical black: Horizontal (H) direction: Front 2 pixels, rear 31 pixels
  Vertical (V) direction: Front 8 pixels, rear 2 pixels
- Number of dummy bits: Horizontal 16
  Vertical 5
- Substrate material: Silicon

WFine CCD™

* WFine CCD is trademark of Sony corporation. Represents a CCD adopting progressive scan, primary color filter and square pixel.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
**Block Diagram and Pin Configuration**  
*(Top View)*

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Symbol</th>
<th>Description</th>
<th>Pin No.</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>$V_{\phi1}$</td>
<td>Vertical register transfer clock</td>
<td>9</td>
<td>$V_{DD}$</td>
<td>Supply voltage</td>
</tr>
<tr>
<td>2</td>
<td>$V_{\phi2}$</td>
<td>Vertical register transfer clock</td>
<td>10</td>
<td>SUBCIR</td>
<td>Supply voltage for the substrate voltage generation</td>
</tr>
<tr>
<td>3</td>
<td>$V_{\phi1}$</td>
<td>Vertical register transfer clock</td>
<td>11</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>4</td>
<td>NC</td>
<td>GND</td>
<td>12</td>
<td>$\phi_{SUB}$</td>
<td>Substrate clock</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td>GND</td>
<td>13</td>
<td>$VL$</td>
<td>Protective transistor bias</td>
</tr>
<tr>
<td>6</td>
<td>$CGG$</td>
<td>Output amplifier gate*1</td>
<td>14</td>
<td>$\phi_{RG}$</td>
<td>Reset gate clock</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
<td>GND</td>
<td>15</td>
<td>$H_{\phi1}$</td>
<td>Horizontal register transfer clock</td>
</tr>
<tr>
<td>8</td>
<td>$V_{OUT}$</td>
<td>Signal output</td>
<td>16</td>
<td>$H_{\phi2}$</td>
<td>Horizontal register transfer clock</td>
</tr>
</tbody>
</table>

*1 DC bias is applied within the CCD, so that this pin should be grounded externally through a capacitance of 1000pF.
### Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Item</th>
<th>Ratings</th>
<th>Unit</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Substrate clock φSUB – GND</td>
<td>–0.3 to +36</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Supply voltage VDD, VOUT, CGG, SUBCIR – GND</td>
<td>–0.3 to +18</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VDD, VOUT, CGG, SUBCIR – φSUB</td>
<td>–22 to +9</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Clock input voltage Vφ1, Vφ2, Vφ3 – GND</td>
<td>–15 to +16</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Vφ1, Vφ2, Vφ3 – φSUB</td>
<td>to +10</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Voltage difference between vertical clock input pins</td>
<td>to +15</td>
<td>V</td>
<td>*2</td>
</tr>
<tr>
<td>Voltage difference between horizontal clock input pins</td>
<td>to +16</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Hφ1, Hφ2 – Vφ3</td>
<td>–16 to +16</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Hφ1, Hφ2 – GND</td>
<td>–10 to +15</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Hφ1, Hφ2 – φSUB</td>
<td>–55 to +10</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VL – φSUB</td>
<td>–65 to +0.3</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Vφ2, Vφ3 – VL</td>
<td>–0.3 to +27.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>RG – GND</td>
<td>–0.3 to +20.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Vφ1, Hφ1, Hφ2, GND – VL</td>
<td>–0.3 to +17.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Storage temperature</td>
<td>–30 to +80</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Performance guarantee temperature</td>
<td>–10 to +60</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Operating temperature</td>
<td>–10 to +75</td>
<td>°C</td>
<td></td>
</tr>
</tbody>
</table>

*2 +24V (Max.) when clock width < 10µs, clock duty factor < 0.1%.
+16V (Max.) is guaranteed for power-on and power-off.
**Bias Conditions**

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage</td>
<td>VDD</td>
<td>14.55</td>
<td>15.0</td>
<td>15.45</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Protective transistor bias</td>
<td>VL</td>
<td>*1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Substrate clock</td>
<td>φSUB</td>
<td>*2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset gate clock</td>
<td>φRG</td>
<td>*3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*1 VL setting is the VVL voltage of the vertical transfer clock waveform, or the same voltage as the VL power supply for the V driver should be used.

*2 Set SUBCIR pin to open when applying a DC bias to the substrate clock pin.

*3 Do not apply a DC bias to the reset gate clock pins, because a DC bias is generated within the CCD.

**DC Characteristics**

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply current</td>
<td>IDD</td>
<td>7</td>
<td>9</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
</tbody>
</table>

**Clock Voltage Conditions**

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Waveform Diagram</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Readout clock voltage</td>
<td>VVT</td>
<td>14.55</td>
<td>15.0</td>
<td>15.45</td>
<td>V</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>VVH02</td>
<td>−0.05</td>
<td>0</td>
<td>0.05</td>
<td>V</td>
<td>2</td>
<td>V_VH = V_VH02</td>
</tr>
<tr>
<td></td>
<td>VVH1, VVH2, VVH3</td>
<td>−0.2</td>
<td>0</td>
<td>0.05</td>
<td>V</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>VVL1, VVL2, VVL3</td>
<td>−7.8</td>
<td>−7.5</td>
<td>−7.2</td>
<td>V</td>
<td>2</td>
<td>V_VL = V_VL1 (V_VL3)/2</td>
</tr>
<tr>
<td></td>
<td>VVL1, VVL2, VVL3</td>
<td>−8.0</td>
<td>−7.5</td>
<td>−7.0</td>
<td>V</td>
<td>2</td>
<td>V_VL = V_VL1 (V_VL3)/2</td>
</tr>
<tr>
<td></td>
<td>VΦ1, VΦ2, VΦ3</td>
<td>6.8</td>
<td>7.5</td>
<td>8.05</td>
<td>V</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VVL1 − VVL3</td>
<td>0.1</td>
<td>V</td>
<td>2</td>
<td>High-level coupling</td>
<td></td>
</tr>
<tr>
<td></td>
<td>VVHH</td>
<td>1.0</td>
<td>V</td>
<td>2</td>
<td>High-level coupling</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>VVHL</td>
<td>2.3</td>
<td>V</td>
<td>2</td>
<td>High-level coupling</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>VVLH</td>
<td>1.0</td>
<td>V</td>
<td>2</td>
<td>Low-level coupling</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>VVLL</td>
<td>1.0</td>
<td>V</td>
<td>2</td>
<td>Low-level coupling</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vertical transfer clock voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Horizontal transfer clock voltage</td>
<td>VΦH</td>
<td>4.75</td>
<td>5.0</td>
<td>5.25</td>
<td>V</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td></td>
<td>VHL</td>
<td>−0.05</td>
<td>0</td>
<td>0.05</td>
<td>V</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td></td>
<td>VCR</td>
<td>0.8</td>
<td>2.5</td>
<td>V</td>
<td>3</td>
<td>Cross-point voltage</td>
<td></td>
</tr>
<tr>
<td>Reset gate clock voltage</td>
<td>VΦRG</td>
<td>4.5</td>
<td>5.0</td>
<td>5.5</td>
<td>V</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>VRGLH − VRGLL</td>
<td>0.8</td>
<td>V</td>
<td>4</td>
<td>Low-level coupling</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>VRGL − VRGLm</td>
<td>0.5</td>
<td>V</td>
<td>4</td>
<td>Low-level coupling</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Substrate clock voltage</td>
<td>VΦSUB</td>
<td>21.5</td>
<td>22.5</td>
<td>23.5</td>
<td>V</td>
<td>5</td>
<td></td>
</tr>
</tbody>
</table>
## Clock Equivalent Circuit Constants

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capacitance between vertical transfer clock and GND</td>
<td>$C_{\phi V1}$</td>
<td>3900</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$C_{\phi V2}$</td>
<td>3300</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$C_{\phi V3}$</td>
<td>3300</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Capacitance between vertical transfer clocks</td>
<td>$C_{\phi V12}$</td>
<td>1000</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$C_{\phi V23}$</td>
<td>1000</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$C_{\phi V31}$</td>
<td>1000</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Capacitance between horizontal transfer clock and GND</td>
<td>$C_{\phi H1}, C_{\phi H2}$</td>
<td>47</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Capacitance between horizontal transfer clocks</td>
<td>$C_{\phi HH}$</td>
<td>30</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Capacitance between reset gate clock and GND</td>
<td>$C_{\phi RG}$</td>
<td>6</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Capacitance between substrate clock and GND</td>
<td>$C_{\phi SUB}$</td>
<td>560</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Vertical transfer clock series resistor</td>
<td>$R_1, R_2$</td>
<td>33</td>
<td></td>
<td></td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>Vertical transfer clock ground resistor</td>
<td>$R_{GND}$</td>
<td>18</td>
<td></td>
<td></td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>Horizontal transfer clock series resistor</td>
<td>$R_{\phi H1}, R_{\phi H2}$</td>
<td>10</td>
<td></td>
<td></td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>Reset gate clock series resistor</td>
<td>$R_{\phi RG}$</td>
<td>39</td>
<td></td>
<td></td>
<td>Ω</td>
<td></td>
</tr>
</tbody>
</table>

### Diagrams

**Vertical transfer clock equivalent circuit**

**Horizontal transfer clock equivalent circuit**

**Reset gate clock equivalent circuit**
Drive Clock Waveform Conditions

(1) Readout clock waveform

\[ V_1 \]

100% 90%

10%

0%

\[ V_\text{VT} \]

\[ \phi M \]

\[ t_r \]

\[ t_{\text{wh}} \]

\[ t_f \]

0V

Note) Readout clock is used by composing vertical transfer clocks \( V_{\phi 2} \) and \( V_{\phi 3} \).

(2) Vertical transfer clock waveform

\[ V_{\phi 1} \]

\[ V_{\phi 2} \]

\[ V_{\phi 3} \]

\[ V_{\text{VL01}} \]

\[ V_{\text{VL1}} \]

\[ V_{\text{VL2}} \]

\[ V_{\text{VL03}} \]

\[ V_{\text{VL}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VHL}} \]

\[ V_{\text{VHH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]

\[ V_{\text{VH1}} \]

\[ V_{\text{VH}} \]

\[ V_{\text{VH2}} \]

\[ V_{\text{VH3}} \]

\[ V_{\text{VH02}} \]

\[ V_{\text{VH03}} \]
(3) Horizontal transfer clock waveform

Cross-point voltage for the Hφ1 rising side of the horizontal transfer clocks Hφ1 and Hφ2 waveforms is VCR.
The overlap period for twh and twl of horizontal transfer clocks Hφ1 and Hφ2 is two.

(4) Reset gate clock waveform

VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from
Point A in the above diagram until the rising edge of RG.
In addition, VRGL is the average value of VRGLH and VRGLL.

VRGL = (VRGLH + VRGLL)/2

Assuming VφRG is the minimum value during the interval twh, then:

VφRG = VRGH − VRGL

Negative overshoot level during the falling edge of RG is VRGLm.

(5) Substrate clock waveform

(A bias generated within the CCD)
### Clock Switching Characteristics (Horizontal drive frequency: 24.54MHz)

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>twwh</th>
<th>twl</th>
<th>tr</th>
<th>tf</th>
<th>Unit</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Readout clock</td>
<td>V₁</td>
<td>2.3</td>
<td>2.5</td>
<td>0.5</td>
<td>0.5</td>
<td>µs</td>
<td>During readout</td>
</tr>
<tr>
<td>Vertical transfer clock</td>
<td>Vφ₁, Vφ₂, Vφ₃</td>
<td>15</td>
<td>250</td>
<td></td>
<td></td>
<td>ns</td>
<td>When using CXD3400N</td>
</tr>
<tr>
<td>Horizontal transfer clock</td>
<td>Hφ₁</td>
<td>10.5</td>
<td>14.6</td>
<td>10.5</td>
<td>14.6</td>
<td>ns</td>
<td>tf ≥ tr – 2ns</td>
</tr>
<tr>
<td></td>
<td>Hφ₂</td>
<td>10.5</td>
<td>14.6</td>
<td>10.5</td>
<td>14.6</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Reset gate clock</td>
<td>φRG</td>
<td>6</td>
<td>8</td>
<td>25.8</td>
<td>4</td>
<td>3</td>
<td>ns</td>
</tr>
<tr>
<td>Substrate clock</td>
<td>φSUB</td>
<td>0.75</td>
<td>0.9</td>
<td></td>
<td>0.5</td>
<td>0.5</td>
<td>µs When draining charge</td>
</tr>
</tbody>
</table>

### Clock Switching Characteristics (Horizontal drive frequency: 12.27MHz)

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>twqh</th>
<th>twh</th>
<th>tr</th>
<th>tf</th>
<th>Unit</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Readout clock</td>
<td>V₁</td>
<td>4.6</td>
<td>5.0</td>
<td>0.5</td>
<td>0.5</td>
<td>µs</td>
<td>During readout</td>
</tr>
<tr>
<td>Vertical transfer clock</td>
<td>Vφ₁, Vφ₂, Vφ₃</td>
<td>15</td>
<td>350</td>
<td></td>
<td></td>
<td>ns</td>
<td>When using CXD3400N</td>
</tr>
<tr>
<td>Horizontal transfer clock</td>
<td>Hφ₁</td>
<td>24</td>
<td>30</td>
<td>25</td>
<td>31.5</td>
<td>ns</td>
<td>tf ≥ tr – 2ns</td>
</tr>
<tr>
<td></td>
<td>Hφ₂</td>
<td>26.5</td>
<td>31.5</td>
<td>25</td>
<td>30</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Reset gate clock</td>
<td>φRG</td>
<td>11</td>
<td>13</td>
<td>62.5</td>
<td>3</td>
<td>3</td>
<td>ns</td>
</tr>
<tr>
<td>Substrate clock</td>
<td>φSUB</td>
<td>1.5</td>
<td>1.8</td>
<td></td>
<td>0.5</td>
<td>0.5</td>
<td>µs When draining charge</td>
</tr>
</tbody>
</table>

### Item | Symbol | twqh   | twh    | tr     | tf     | Unit | Remarks                  |
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Horizontal transfer clock</td>
<td>Hφ₁, Hφ₂</td>
<td>21.5</td>
<td>25.5</td>
<td></td>
<td></td>
<td>ns</td>
<td>*1</td>
</tr>
</tbody>
</table>

*1 The overlap period of twh and twl of horizontal transfer clocks Hφ₁ and Hφ₂ is two.
Image Sensor Characteristics

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Measurement method</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>G Sensitivity</td>
<td>Sg</td>
<td>600</td>
<td>750</td>
<td></td>
<td>mV</td>
<td>1</td>
<td>1/30s accumulation</td>
</tr>
<tr>
<td>Sensitivity comparison</td>
<td>Rr</td>
<td>0.4</td>
<td>0.55</td>
<td>0.7</td>
<td></td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Rb</td>
<td>0.3</td>
<td>0.45</td>
<td>0.6</td>
<td></td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Saturation signal</td>
<td>Vsat</td>
<td>500</td>
<td></td>
<td>-100</td>
<td>mV</td>
<td>2</td>
<td>Ta = 60°C</td>
</tr>
<tr>
<td>Smear</td>
<td>Sm</td>
<td>-100</td>
<td></td>
<td>-92</td>
<td>dB</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>Video signal shading</td>
<td>SHg</td>
<td>20</td>
<td></td>
<td>25</td>
<td>%</td>
<td>4</td>
<td>Zone 0 and I</td>
</tr>
<tr>
<td>Uniformity between</td>
<td>ΔSrg</td>
<td>8</td>
<td></td>
<td>8</td>
<td>%</td>
<td>5</td>
<td>Zone 0 to II’</td>
</tr>
<tr>
<td>video signal channels</td>
<td>ΔSbg</td>
<td>8</td>
<td></td>
<td>8</td>
<td>%</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>Dark signal</td>
<td>Vdt</td>
<td>2</td>
<td></td>
<td>0.5</td>
<td>mV</td>
<td>6</td>
<td>Ta = 60°C</td>
</tr>
<tr>
<td>Dark signal shading</td>
<td>ΔVdt</td>
<td>0.5</td>
<td></td>
<td></td>
<td>mV</td>
<td>7</td>
<td>Ta = 60°C</td>
</tr>
<tr>
<td>Line crawl G</td>
<td>Lcg</td>
<td>3.8</td>
<td></td>
<td>3.8</td>
<td>%</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>Line crawl R</td>
<td>Lcr</td>
<td>3.8</td>
<td></td>
<td>3.8</td>
<td>%</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>Line crawl B</td>
<td>Lcb</td>
<td>3.8</td>
<td></td>
<td>3.8</td>
<td>%</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>Lag</td>
<td>Lag</td>
<td>0.5</td>
<td></td>
<td>0.5</td>
<td>%</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S/H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>R/B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Note)** All image sensor characteristic data noted above is for operation in 1/60s progressive scan mode.

Zone Definition of Video Signal Shading

Measurement System

**Note)** Adjust the amplifier gain so that the gain between [*A*] and [*B*], and between [*A*] and [*C*] equals 1.
Image Sensor Characteristics Measurement Method

Measurement conditions

(1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions.

(2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of the Gr/Gb channel signal output or the R/B channel signal output of the measurement system.

Color coding of this image sensor & Readout

The primary color filters of this image sensor are arranged in the layout shown in the figure on the left (Bayer arrangement). Gr and Gb denote the G signals on the same line as the R signal and the B signal, respectively.

Color Coding Diagram

All pixels signals are output successively in a 1/60s period.
The R signal and Gr signal lines and Gb signal and B signal lines are output successively.
Image sensor readout mode

The diagram below shows the output methods for the following two readout modes.

(1) Progressive scan mode

In this mode, all pixel signals are output in non-interlace format in 1/60s. All pixel signals within the same exposure period are read out simultaneously, making this mode suitable for high resolution image capturing.

(2) Center scan mode

This is the center scan mode using the progressive scan method. The undesired portions are swept by vertical register high-speed transfer, and the picture center portion is cut out. There are the mode (120 frames/s) which outputs 222 lines of an output line portion, and the mode (240 frames/s) which outputs 76 lines.
Definition of standard imaging conditions

(1) Standard imaging condition I:
Use a pattern box (luminance: 706cd/m², color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

(2) Standard imaging condition II:
Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. G Sensitivity, sensitivity comparison
Set to standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/100s, measure the signal outputs (V_{Gr}, V_{Gb}, V_{R} and V_{b}) at the center of each Gr, Gb, R and B channel screens, and substitute the values into the following formula.

\[ V_{G} = \frac{(V_{Gr} + V_{Gb})}{2} \]
\[ S_{g} = V_{G} \times \frac{100}{30} \text{ [mV]} \]
\[ R_{r} = \frac{V_{R}}{V_{G}} \]
\[ R_{b} = \frac{V_{b}}{V_{G}} \]

2. Saturation signal
Set to standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr signal output, 150mV, measure the minimum values of the Gr, Gb, R and B signal outputs.

3. Smear
Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, first adjust the average value of the Gr signal output to 150mV. Measure the average values of the Gr signal output, Gb signal output, R signal output and B signal output (G_{r}, G_{b}, R_{a} and B_{a}), and then adjust the luminous intensity to 500 times the intensity with average value of the Gr signal output, 150mV. After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (V_{sm} [mV]), independent of the Gr, Gb, R and b signal outputs, and substitute the values into the following formula.

\[ S_{m} = 20 \times \log \left( \frac{V_{sm}}{\frac{G_{r} + G_{b} + R_{a} + B_{a}}{4} \times \frac{1}{500} \times \frac{1}{10}} \right) \text{ [dB]} \text{ (1/10V method conversion value)} \]

4. Video signal shading
Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the Gr signal output is 150mV. Then measure the maximum (G_{rmax} [mV]) and minimum (G_{rmin} [mV]) values of the Gr signal output and substitute the values into the following formula.

\[ S_{Hg} = \frac{(G_{rmax} - G_{rmin})}{150} \times 100\% \]
5. Uniformity between video signal channels
   After measuring 4, measure the maximum (Rmax [mV]) and minimum (Rmin [mV]) values of the R signal and the maximum (Bmax [mV]) and minimum (Bmin [mV]) values of the B signal, and substitute the values into the following formula.

\[ \Delta Srg = \frac{|R_{\text{max}} - R_{\text{min}}|}{150} \times 100 \% \]
\[ \Delta Sbg = \frac{|B_{\text{max}} - B_{\text{min}}|}{150} \times 100 \% \]

6. Dark signal
   Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

7. Dark signal shading
   After measuring 6, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

\[ \Delta V_{\text{dt}} = V_{\text{dmax}} - V_{\text{dmin}} \text{ [mV]} \]

8. Line crawls
   Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Gr signal output is 150mV, and then insert R, G, and B filters and measure the difference between G signal lines (ΔGir, Gíg, Gíb [mV]), as well as the average value of the G signal output (Gar, Gag, Gab). Substitute the values into the following formula.

\[ L_{\text{ci}} = \frac{\Delta G_{\text{li}}}{G_{\text{ai}}} \times 100 \% \quad (i = w, r, g, b) \]

9. Lag
   Adjust the Gr signal output value generated by strobe light to 150mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Vlag). Substitute the value into the following formula.

\[ \text{Lag} = \left( \frac{V_{\text{lag}}}{150} \right) \times 100 \% \]
Spectral Sensitivity Characteristics (Excludes lens characteristics and light source characteristics)
Drive Timing Chart (Vertical Sync "a" Enlarged)  Progressive Scan Mode/Center Scand Mode

"a" Enlarged
Drive Timing Chart (Horizontal Sync)  Progressive Scan Mode
Drive Timing Chart (Vertical Sync)  Center Scan Mode 1
Drive Timing Chart (Horizontal Sync)  Center Scan Mode 1 (Frame Shift) ("b")

10920 bits = 14H

H1

H2

V1

V2

V3

121212121212

#1

121212121212

#142

121212121212

107

12
Drive Timing Chart (Horizontal Sync)  
Center Scan Mode 1 (High-speed Sweep) ("d")

12480 bits = 16H
Drive Timing Chart (Horizontal Sync)  Center Scan Mode 2 (Frame Shift) ("b")

15600 bits = 20H

H1

H2

V1

V2

V3

#1

#215

121212121212
Drive Timing Chart (Horizontal Sync)  
Center Scan Mode 2 (High-speed Sweep) ("d")

18720 bits = 24H

H1

H2

V1

V2

V3

#1

#255
Notes on Handling

1) Static charge prevention
   CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.
   a) Either handle bare handed or use non-chargeable gloves, clothes or material.
      Also use conductive shoes.
   b) When handling directly use an earth band.
   c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
   d) Ionized air is recommended for discharge when handling CCD image sensors.
   e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

2) Soldering
   a) Make sure the package temperature does not exceed 80°C.
   b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a 30W soldering iron with a ground wire and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
   c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero-cross On/Off type and connect it to ground.

3) Dust and dirt protection
   Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operations as required, and use them.
   a) Perform all assembly operations in a clean room (class 1000 or less).
   b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
   c) Clean with a cotton bud and ethyl alcohol if grease stained. Be careful not to scratch the glass.
   d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
   e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.

4) Installing (attaching)
   a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)

   b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution.

d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.

e) If the leads are bent repeatedly and metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin.

f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyano-acrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)

5) Others

a) Do not expose to strong light (sun rays) for long periods, color filters will be discolored. When high luminance objects are imaged with the exposure level control by electronic-iris, the luminance of the image-plane may become excessive and discolor of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the power-off mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company.

b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.

c) Brown stains may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.
1. "A" is the center of the effective image area.
2. The two points "B" of the package are the horizontal reference. The point "B'" of the package is the vertical reference.
3. The bottom "C" of the package, and the top of the cover glass "D" are the height reference.
4. The center of the effective image area relative to "B" and "B'" is \((H, V) = (6.1, 5.7) \pm 0.15\text{mm}\).
5. The rotation angle of the effective image area relative to \(H\) and \(V\) is \(\pm 1^\circ\).
6. The height from the bottom "C" to the effective image area is \(1.41 \pm 0.10\text{mm}\). The height from the top of the cover glass "D" to the effective image area is \(1.94 \pm 0.15\text{mm}\).
7. The tilt of the effective image area relative to the bottom "C" is less than \(50\mu\text{m}\). The tilt of the effective image area relative to the top "D" of the cover glass is less than \(50\mu\text{m}\).
8. The thickness of the cover glass is \(0.75\text{mm}\), and the refractive index is \(1.5\).
9. The notches on the bottom of the package are used only for directional index, they must not be used for reference of fixing.